Job Board
LogoLogo

Get Jobs Tailored to Your Resume

Filtr uses AI to scan 1000+ jobs and finds postings that perfectly matches your resume

ByteDance Logo

CPU Application Platform Engineer Intern (Server Platform) - 2026 Fall (BS/MS)

ByteDance

$43 - $57
Aug 21, 2025
San Jose, CA, US
Apply Now

ByteDance Server platform team is responsible for architecting, designing, and building the best server and storage system to meet the requirements of high-performance, low cost and easy to operate.

Requirements

  • Deep understanding of computer system architecture, especially on CPU SoC or Platform Architecture, Interconnect Fabric, and Memory sub-system.
  • Experienced in CPU system application performance optimization or software hardware co-design.
  • Strong knowledge and proficiency in software development in C/C++, scripting languages such as Python.
  • Understand the implementation of CPU virtualization technology, and distributed system.

Responsibilities

  • Study CPU technology from academic, industry and partner vendors.
  • Develop application benchmarks, tools and performance optimization methods for computing system.
  • Identify the system bottleneck/opportunity with deep system-level data-driven study, explore innovative options through SW-HW co-design, and lead them towards implementation.
  • Develop system TCO model, based on application benchmark and performance optimization.
  • Work with industry consortiums and open standard committees to investigate the emerging standards or technologies, and contribute our research results to the industry.
  • Work with our technology partners and suppliers to setup POC or prototypes to evaluate and test the new technologies or architectural designs.

Other

  • Must be able to commit to a 12-week full-time work period during Fall 2026
  • Currently pursuing an Undergraduate/Masters degree in Software Development, Computer Science, Computer Engineering, or a related technical discipline.
  • Thesis in CPU platform architecture and/or application performance optimization design or software hardware co-design.