Job Board
LogoLogo

Get Jobs Tailored to Your Resume

Filtr uses AI to scan 1000+ jobs and finds postings that perfectly matches your resume

Meta Logo

Digital Design Engineer

Meta

$142,000 - $203,000
Aug 28, 2025
Austin, TX, USA • Redmond, WA, USA • Sunnyvale, CA, USA • San Diego, CA, USA
Apply Now

Meta Reality Labs is looking to hire a Digital Design Engineer to implement and optimize state-of-the-art vision and sensing algorithms, and to support the development and implementation of next-generation custom and semi-custom mixed signal ICs for their virtual and augmented reality systems.

Requirements

  • Experience with top level integration using automation tools.
  • Experience in RTL coding, synthesis and/or SoC Integration.
  • Experience in digital design Microrchitecture.
  • Experience with at least 1 procedural programming language (C, C++, Python, etc.).
  • Experience with Computer Vision or Image Signal Processing accelerators.
  • Experience with HLS flow for data path implementation.
  • SystemVerilog OVM/UVM experience.

Responsibilities

  • Responsible for top-level or block level µArchitecture definition and design of Computer Vision/Image Sensing IP.
  • Contribute to chip-level integration, verification plan development and verification.
  • Define timing constraints, run synthesis and static timing analysis.
  • Support the test program development, chip validation and chip life until production maturity.
  • Work with FPGA/Emulation engineers to perform early prototyping.
  • Support hand-off and integration of blocks into larger SOC environments.
  • Assist with performance/power analysis of the design and help meet the power requirements.

Other

  • 7+ years of experience as a Digital Design Engineer
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • Experience in SoC integration and ASIC architecture.
  • Experience with low power design and optimization, including UPF flow.
  • Experience with design synthesis and timing optimization.