Reshaping the data storage industry by architecting and delivering core software for innovative, high-availability storage platforms, transforming complex hardware-software integration challenges into seamless, zero-downtime customer experiences.
Requirements
- Advanced proficiency in C/C++ (C++11+) with a track record of building and debugging performance-sensitive systems software or networking applications.
- Mastery of Layer 2 and Layer 3 protocols (Ethernet, VLANs, BGP, ECMP) and the ability to translate these complex behaviors into production-ready code.
- Practical experience working with switch SDKs or Linux networking internals (kernel concepts, drivers, or packet processing) to interact directly with ASIC capabilities.
- Understanding of non-disruptive upgrade (NDU) technologies and the architectural discipline required to build systems that minimize customer impact during maintenance.
Responsibilities
- Architect High-Performance Networking: Drive the end-to-end design and debugging of C/C++ networking software to ensure next-generation switching and fabric platforms meet rigorous scalability and resiliency benchmarks.
- Own Core Protocol Development: Deliver critical Layer 2 and Layer 3 features—including forwarding behavior and control-plane protocols—that simplify operations for global enterprise customers.
- Lead Hardware-Software Integration: Partner with ASIC vendors and internal platform teams to implement switch SDK functionalities, ensuring robust hardware interfaces and successful in-service software upgrades (ISSU).
- Innovate with Open Networking: Design and customize SONiC-based solutions across the control and data planes to enhance our disaggregated network operating system capabilities.
- Drive Technical Excellence: Act as a technical mentor and lead for complex initiatives, setting the standard for code quality and architectural decisions across cross-functional networking efforts.
Other
- We are primarily an in-office environment and therefore, you will be expected to work from the Santa Clara, CA office in compliance with Pure’s policies, unless you are on PTO, or work travel, or other approved leave.
- Ability to independently drive complex problem-solving and influence technical direction across multiple teams while mentoring junior engineers.